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I. INTRODUCTION
High static power consumption due to off-state leakage current is a serious issue as complementary metal-oxidesemiconductor (CMOS) technology scales down. To reduce off-state leakage current, the subthreshold swing (S) of a metal-oxide-semiconductor field-effect transistor (MOSFET) has to be lowered. However, S is limited by Fermi-Dirac distribution of carriers for a MOSFET and cannot be reduced below 60 mV/decade at room temperature. The tunneling field-effect transistor (TFET) is a promising candidate to replace the MOSFET for its excellent off-state and subthreshold characteristics, which allows significant reduction of supply voltage and power consumption. The TFET is fundamentally a gated p-i-n diode, which works on the principle of gate controlled band-to-band tunneling. An abrupt source doping profile is required to achieve a low S and a high on-state current (I ON ). Source dopant steepening implantation and dopant segregation techniques have been demonstrated for silicon (Si) TFET. 19, 20 However, the large band gap (E G ) of Si limits its application in TFET as the band-to-band-tunneling generation rate (G BTBT ) decreases rapidly with increasing E G . To achieve a high G BTBT and I ON , small band gap materials such as germanium (Ge) and III-V materials with E G less than $0.7 eV should be employed. Research effort is now focused on III-V TFET. 16, [22] [23] [24] 26, 27, 29, [31] [32] [33] 35, 36 Another approach to achieve high I ON is by using heterostructures with a staggered band alignment at the tunneling junction. With the staggered band alignment, the length of tunneling path is effectively reduced, increasing G BTBT and, therefore, I ON . It was reported that TFET with In 0.53 Ga 0. 47 As/In 0.7 Ga 0.3 As heterostructure outperforms In 0.53 Ga 0. 47 As homostructure TFET in terms of I ON and S. 31 Recently, TFET with a high I ON of $190 lA/lm at a drain bias V DS of 0.75 V was achieved using GaAs 0.35 Sb 0.65 / In 0.7 Ga 0.3 As heterostructure tunneling junction. 32 TFET with InAs/Al 0.45 Ga 0.55 Sb tunneling junction having a staggered band alignment was also experimentally demonstrated. 33 In this work, we experimentally realized lateral TFET with Ge/In 0.53 Ga 0. 47 As tunneling junction for the first time. To fabricate such TFET, the process module of Ge growth on In 0.53 Ga 0.47 As substrate is needed. Ge growth on In 0.53 Ga 0. 47 As is an interesting topic because of its potential application in high mobility channel MOS and optical devices. [37] [38] [39] [40] However, it remains a challenge to grow high quality Ge on In 0.53 Ga 0. 47 As substrate due to the large lattice mismatch of $3.7% between them. High quality Ge was successfully grown on In 0.53 Ga 0. 47 As using a metal-organic chemical vapor deposition (MOCVD) tool in this work. In Sec. II, the device concept and design are discussed. The experimental details are documented in Sec. III. Section IV presents the a)
Author to whom correspondence should be addressed. Electronic mail: eleyeoyc@nus.edu.sg or yeo@ieee.org. Telephone: þ65 6516-2298. Fax: þ65 6779-1103. URL: http://www.eng.nus.edu.sg/eleyeoyc. material analysis of the epitaxially grown Ge film and electrical characterization of the fabricated Ge/In 0.53 Ga 0. 47 As TFET. Section V highlights the main conclusions of this work. Fig. 1(a) shows a schematic of a TFET with Ge/ In 0.53 Ga 0.47 As tunneling junction. This structure has several advantages. First, the Ge/In 0.53 Ga 0. 47 As interface has a staggered band alignment. The valence band energy of Ge is higher than that of In 0.53 Ga 0. 47 As, which can help to reduce the length of tunneling path as illustrated in Fig. 1(b) . In TFET, the tunneling current is exponentially dependent on the length of tunneling path. With a shorter tunneling path as compared to a homojunction under the same bias condition, a heterostructure tunneling junction with a staggered band alignment can achieve a higher I ON . Second, an abrupt p-type dopant profile at the Ge/In 0.53 Ga 0. 47 As can be formed. The p-type dopant (Ga) in Ge is not a dopant in In 0.53 Ga 0.47 As; therefore, it is not a problem even if the Ga atoms diffuse from Ge into In 0.53 Ga 0. 47 As. In addition, the diffusion of Ge into In 0.53 Ga 0. 47 As can result in an n-type In 0.53 Ga 0. 47 As layer at the tunneling junction since the diffused Ge atoms are n-type dopants in In 0.53 Ga 0. 47 As. The presence of n-type In 0.53 Ga 0. 47 As layer adjacent to the p þ Ge source can boost the electric field at the tunneling junction and lead to a high I ON . 9, 20 Third, the tunneling current in this structure is determined by direct band-to-band tunneling, where electrons tunnel from the C point of the valence band in Ge to the C point of the conduction band in In 0.53 Ga 0. 47 As. This is because In 0.53 Ga 0.47 As in the channel is a direct band gap material. This direct C-to-C point tunneling does not require the assistance of phonons and is expected to have a higher tunneling probability than indirect tunneling. 41 Finally, the epitaxial Ge grown on In 0.53 Ga 0. 47 As can be in situ doped to form p þ Ge. The in situ doping contributes to a high doping concentration in the Ge source region, which can also help to increase the device drive current. Fig. 1(a) summarizes the key features of the device design in this work. Fig. 2 compares the I DS -V GS characteristics of a homojunction In 0.53 Ga 0. 47 As TFET and a TFET with Ge/In 0.53 Ga 0.47 As heterojunction at V DS ¼ 0.5 V. In this simulation, the simulator used implements a non-local algorithm for accurate calculation of the band-to-band-tunneling (BTBT) current across a heterojunction. The details of the simulator can be found elsewhere. 42, 43 ) with an abrupt doping profile was inserted at the tunneling junction. An In 0.53 Ga 0. 47 As TFET was simulated as reference using the same set of parameters without the n-type layer at the tunneling junction.
II. DEVICE CONCEPT AND DESIGN
The S of the TFET with Ge/In 0.53 Ga 0. 47 As tunneling junction is much smaller than that of the In 0.53 Ga 0.47 As TFET. We define V leak_floor to be the maximum gate voltage in the offstate leakage floor region of the I DS -V GS curve, i.e., just before I DS rises sharply with increasing V GS . For a fair comparison, the gate work functions for these two TFETs were adjusted so that V leak_floor are the same. It can be observed that TFET with Ge/In 0.53 Ga 0. 47 As tunneling junction can achieve a higher I ON as compared to the In 0.53 Ga 0.47 As TFET.
III. EXPERIMENT Fig. 3 illustrates some of the process steps for the fabrication of In 0.53 Ga 0.47 As-channel TFET with lateral Ge source using a gate-last process. A 2-in. (100)-oriented semiinsulating InP wafer with an overlying 500 nm thick epitaxial p-type In 0.53 Ga 0. 47 As layer (N A $5 Â 10 16 cm À3 ) was used as the starting substrate. After degreasing in acetone, isopropanol, and de-ionized water, a 20 nm thick sacrificial aluminum oxide (Al 2 O 3 ) was deposited using atomic layer deposition (ALD) tool to protect the wafer surface during subsequent processing steps [ Fig. 3(a) ]. Drain was formed by a masked Si þ implantation at an energy of 40 keV and a dose of 1 Â 10 14 cm À2 [ Fig. 3(b) ]. The dopants would be subsequently activated during a Ge epitaxial growth at 650 C. A layer of 200 nm thick silicon dioxide (SiO 2 ) was then deposited by a plasma-enhanced chemical vapor deposition (PECVD) and patterned to expose the source region. This SiO 2 layer acts as a mask for recess etch of In 0.53 Ga 0. 47 As by a chlorine (Cl 2 )-based plasma process. The wafer was then treated in diluted sulfuric peroxide mixture (SPM) solution for 10 s to remove a thin layer of In 0.53 Ga 0. 47 As that was damaged during plasma etching. Pre-epitaxial cleaning using concentrated sulfuric acid (H 2 SO 4 96%) for 1 min was performed before the wafer was loaded into a MOCVD system for Ge epitaxial growth. A blanket In 0.53 Ga 0.47 As/InP sample was also included for characterization of the epitaxial Ge film.
After loading the samples into the MOCVD system, the substrate temperature was ramped up to about 380 C when arsine (AsH 3 ) was flowed to suppress arsenic (As) outdiffusion. The wafers were then baked at 650 C for 3.5 min to remove residual native oxide before Ge growth. Germane (GeH 4 ) with a flow rate of 20 sccm was used for Ge epitaxial growth. 10 sccm of trimethylgallium (TMGa) was introduced for in situ Ga-doping to form p þ Ge. The pressure of the chamber was 100 mbar during growth [ Fig. 3(c) ].
After Ge epitaxial growth, the wafers were treated in diluted NH 4 OH (31% by weight):H 2 O 2 (28% by weight):H 2 O (1:2:160) for 10 s before the sacrificial Al 2 O 3 and SiO 2 on the channel and drain regions were removed using diluted hydrofluoric acid (HF). The final thickness of the epitaxial Ge layer on the source region was 29 nm. Pre-gate cleaning using hydrochloric acid (HCl), ammonium hydroxide (NH 4 OH), and ammonium sulfide [(NH 4 ) 2 S] was then performed. Gate stack comprising of 5.6 nm of ALD Al 2 O 3 and 120 nm of reactivesputtered tantalum nitride (TaN) was formed. A Cl 2 -based plasma was used to define the gate electrode [ Fig. 3(d) ]. Finally, a 10 nm thick nickel (Ni) layer was deposited and annealed at 350 C for 30 s using a lift-off process to form the contact. This completed the device fabrication process.
IV. RESULTS AND DISCUSSION
A. Material analysis X-ray diffraction (XRD) characterization was performed on a blanket Ge/In 0.53 Ga 0.47 As sample. Fig. 4(a) 
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XRD results. The well-defined Ge peak indicates the good quality of the epitaxial Ge film. Fig. 4(b) shows the surface roughness measured using atomic force microscopy (AFM).
The Ge surface has a low surface roughness with a root mean square (RMS) value of 0.54 nm over a 5 lm Â 5 lm scan area. Fig. 5 shows the high-resolution transmission electron microscope (TEM) images of a 50 nm thick epitaxial Ge film grown on In 0.53 Ga 0.47 As substrate. Fig. 5(b) is a zoomed-in view of the Ge/In 0.53 Ga 0.47 As interface. High quality Ge with no observable defects was successfully grown. However, some defects were observed at the Ge/ In 0.53 Ga 0. 47 As interface due to the large lattice mismatch between Ge and In 0.53 Ga 0.47 As. As a result, the Ge film is almost fully relaxed as analyzed using Raman spectroscopy. Fig. 6 shows the Raman spectra for the In 0.53 Ga 0.47 As sample with 50 nm thick epitaxial Ge layer and for a bulk Ge reference sample obtained using 532 nm laser. The amount of strain in the epitaxial Ge layer can be calculated from the Raman shift (Dx) relative to the bulk Ge peak using
where e == is the biaxial tensile strain and b ¼ À(415 6 40) cm À1 . 40, 44 The small Dx of À0.85 cm À1 corresponds to a tensile strain of only $0.2%, indicating that the Ge film is almost fully relaxed.
Secondary ion mass spectrometry (SIMS) was performed to examine the Ge profile at the Ge/In 0.53 Ga 0. 47 As interface, as shown in Fig. 7 . Low energy Ar þ beam was used in the SIMS analysis to improve the depth resolution of the Ge profile. It is clearly observed that Ge atoms profile decays gradually into the In 0.53 Ga 0.47 As layer. It is well known that inter-diffusion of Ge, Ga, and As atoms occurs easily at the Ge/GaAs interface. [45] [46] [47] As the growth temperature for Ge on In 0.53 Ga 0. 47 20 cm À3 was achieved in the Ge layer. This high doping concentration shortens the tunneling distance and helps to increase the tunneling rate in a TFET. Fig. 8(a) is a top-view scanning electron microscope (SEM) image of a fabricated Ge-source In 0.53 Ga 0.47 As-channel TFET. The SEM image in Fig. 8(b) clearly shows the gate-to-source overlap region. The channel length L CH of the device is 8 lm. Fig. 8(c) is a TEM image of a TFET device showing the tunneling junction region. The thickness of the Al 2 O 3 gate dielectric layer is $5.6 nm. The rough Ge surface in the tunneling junction region may cause a high gate leakage current as the surface roughness can enhance the average electric field inside the gate dielectric. 48, 49 However, it should not have a large impact on the tunneling current of the device.
B. Band alignment study
The band alignment between Ge and In 0.53 Ga 0. 47 As is an important device design consideration. However, the band alignment at the Ge/In 0.53 Ga 0. 47 As interface has not been reported. In this work, the band alignment at the Ge/ In 0.53 Ga 0. 47 As interface was investigated using highresolution x-ray photoelectron spectroscopy (XPS). Two samples were used to measure the valence band offset DE V between Ge and In 0.53 Ga 0.47 As. The first comprises 50 nm thick Ge grown on 500 nm thick In 0.53 Ga 0.47 As. The second is a 500 nm thick In 0.53 Ga 0. 47 As reference sample.
The core-level spectra of Ge 3d from top Ge film and As 3d 5/2 from In 0.53 Ga 0. 47 As were used for the calculation of band offset because of their large information depth (lower binding energy). Therefore, strong signals from the interface and less experimental error are expected. The technique proposed by Kraut et al. has been widely used to study the valence band offset for heterojunction systems. [50] [51] [52] [53] [54] [55] [56] In this technique, the valence band offset DE V can be obtained from
where E CL and E V are the binding energies of the core-level electron and valence band edge, respectively; DE i CL is the core-level binding energy difference between the two materials at the interface and it can be found using
from the Ge 3d and As 3d 5/2 spectra obtained at the Ge/In 0.53 Ga 0. 47 As interface. Fig. 9 shows the valence band and core-level spectra obtained from the Ge film grown on In 0.53 Ga 0.47 As [ (Fig.  9(a) ] and the In 0.53 Ga 0. 47 As reference sample [ (Fig. 9(b) ]. In Fig. 9(a) , the valence band edge of the Ge film was determined by the intersection of the regression determined line segments defining the edge and the flat energy distribution curve in the energy gap region. It was found to be around 0 eV as the Ge film has a high concentration of holes. After careful curve fitting, the energy difference between valence band edge and the Ge 3d peak was found to be 29.56 eV. The valence band and core-level As 3d spectra of In 0.53 Ga 0.47 As are shown in Fig. 9(b) . The As 3d 5/2 and 3d 3/2 doublets were determined to be 40.67 eV and 41.36 eV, respectively. The valence band edge of In 0.53 Ga 0. 47 As was found to be 0.11 eV. Based on the doping concentration of In 0.53 Ga 0.47 As (N A $ 5 Â 10 16 cm
À3
), the valence band maximum is calculated to be 0.13 eV below the Fermi-level, which agrees well with the XPS results. The energy difference between valence band edge and the As 3d 5/2 peak from In 0.53 Ga 0. 47 As was determined to be 40.56 eV as indicated in Fig. 9(b) .
To calculate the valence band offset, the interfacial corelevel binding energy difference DE i CL between Ge and In 0.53 Ga 0. 47 As is needed. The 50 nm thick Ge on the In 0.53 Ga 0. 47 As sample was thinned down using Ar ion. DE i CL was obtained when the Ge layer was thin enough so that signals from both Ge and In 0.53 Ga 0. 47 As were obtained. The value of DE i CL was found to be 11.50 eV as shown in Fig. 9(c) . 
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Therefore, the DE V between Ge and In 0.53 Ga 0. 47 As was calculated to be 0.5 6 0.1 eV. The error was due to the system limitations of the XPS tool. It is worthy to note that there is a small accumulation region in the p þ Ge film. However, the measured valence band edge of Ge is in fact from the charge neutral region in Ge. This causes the obtained valence band offset to be very slightly underestimated by the amount of band bending in Ge, which is very small ($0.02 eV) compared to the error due to tool limitation. The conduction band offset can be determined to be 0.2 6 0.1 eV by taking consideration of the band gap narrowing effect in Ge.
57 Fig. 9(d) illustrates the band alignment at the Ge/In 0.53 Ga 0. 47 As interface.
C. Electrical characterization of TFETs
The staggered band alignment between Ge and In 0.53 Ga 0. 47 As makes this heterostructure a suitable candidate for the tunneling junction in a TFET. The large valence band offset contributes to a small tunneling path length, which is beneficial for the drive current of TFET. Fig. 10(a) shows the measured transfer characteristics I DS -V GS of a fabricated TFET device with L CH of 8 lm. The L OV,GS and L OV,GD are 9 lm and 2 lm, respectively. The S of this device is $177 mV/decade. All the S in this work was found at the steepest part of the I DS -V GS curve at V DS ¼ 0.2 V. The output ) and 1/kT indicates that the I OFF is mainly due to Shockley-Read-Hall (SRH) generationrecombination current. SRH-dominated leakage current floor is a function of the intrinsic carrier concentration n i , which is proportional to e ÀE G =2kT . The slope of the fitted curve is 0.27 eV, which is about half the band gap of Ga doped Ge, considering the band gap narrowing effect. This indicates that the leakage current is dominated by the SRH current from the source side. Furthermore, it is observed that the leakage current is insensitive to the gate voltage, which also suggests the leakage current is dominated by the source-side leakage. Fig. 12 (b) plots the I DS at V GS ¼ 1.0 V and V DS ¼ 0.2 V as a function of temperature. The device is in the on-state under this bias condition, and the I DS is determined by the band-to-band tunneling current. In TFET, the G BTBT is modeled using Kane's model
where E G is the energy band gap of the material in the tunneling region and n is the magnitude of the electric field. Parameters A and B are adjustable depending on the properties of the material used and are functions of carrier effective mass. As temperature increases from 240 K to 330 K, there is a monotonic increase in I ON , which is mainly due to the reduction of band gap. From 240 K to 330 K, the band gap of both Ge and In 0.53 Ga 0. 47 As is reduced by $33 meV. This amount of band gap reduction causes the increase in the G BTBT , leading to an increase in the I ON . The temperature dependence of the minimum point S characteristics was also depicted in Fig. 12(b) . S increases from 133 mV/decade to 228 mV/decade when temperature increases from 240 K to 300 K. The positive temperature dependence of S could be caused by the trap-assisted tunneling current. 22, [59] [60] [61] As reported in Ref. 22 , the trap-assisted tunneling has a strong positive temperature dependence and causes degradation in S. The large lattice mismatch between Ge and In 0.53 Ga 0. 47 As gives rise to defects at the Ge/In 0.53 Ga 0. 47 As interface, leading to the formation of trap states in the band gap. Electrons can tunnel from the Ge source region to the In 0.53 Ga 0. 47 As channel via these trap states, causing the degradation of the S. Interface trap densities at Al 2 O 3 /Ge and Al 2 O 3 / In 0.53 Ga 0. 47 As interfaces in the tunneling junction region may also increase the S of the TFET due to trap assisted tunneling. There is a sharp increase in S when temperature reaches 330 K, which is because S was determined at the relatively large I DS due to the high leakage floor.
Despite the various advantages of the Ge/In 0.53 Ga 0.47 As heterostructure, the fabricated TFET suffers from low I ON . Based on the reported contact resistance values of NiGe and Ni-In 0.53 Ga 0. 47 As formed under similar experimental conditions as this work, we estimated the total resistance in the source and drain regions to be $140 X. 62, 63 However, the ) versus 1/kT. The slope of the fitted line is $0.27 eV, which corresponds to the half band gap of Ge, indicating the off-state leakage current floor is determined by the SRH generation-recombination current in the source side. (b) Plot of I ON and S as a function of temperature. The I ON increases as temperature changing from 240 K to 330 K, which is mainly due to the band gap reduction. Due to the trap assisted tunneling, S has a positive temperature dependence. The discrepancy of the S at room temperature between this transistor and the one in Fig. 10 was due to device-to-device variation.
total resistance of the TFET in Fig. 10 is $2 Â 10 4 X at V DS ¼ 0.2 V. Therefore, the low I ON was mainly caused by the high resistance associated with the tunneling junction and the channel region of the transistor. The device performance can be further improved. From the TEM image of the tunneling junction region in Fig. 8(c) , we found the Ge/ In 0.53 Ga 0. 47 As interface under the gate inclines to the source side, which is detrimental to the performance of the TFET. Both simulation and experiment have demonstrated that an extended source structure, i.e., the source/channel interface inclining to the channel, would lead to the establishment of more tunneling paths with shorter lengths, which increases the tunneling current and reduces S of the device. 19, 64 Therefore, the source geometry has to be improved to enhance the device performance.
In addition, the Ge growth process can also be further improved to reduce the defect density at the Ge/In 0.53 Ga 0. 47 As interface, which will suppress the current due to trap-assisted tunneling and contribute to a steeper S. The Ge growth conditions can be adjusted, such as reducing the growth temperature and the Ge layer thickness, to achieve a strained Ge layer with lower the defect density at the interface.
V. CONCLUSION
High quality Ge was successfully grown by metalorganic chemical vapor deposition on In 0.53 Ga 0. 47 As. Based on X-ray photoemission spectroscopy, it was found that Ge/ In 0.53 Ga 0. 47 As interface has a staggered band alignment and the valence band energy of Ge is higher than that of In 0.53 Ga 0.47 As by 0.5 6 0.1 eV. Such a staggered band alignment is useful for application in an n-channel TFET. An In 0.53 Ga 0.47 As-channel TFET with p þ Ge-source was fabricated and characterized. Its electrical performance was investigated and the dominant conduction mechanisms in both on-and off-states were studied using multi-temperature measurement. The performance of the fabricated TFET can be further enhanced by improving the source/channel profile and optimizing Ge epitaxial growth process.
